

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No. :

U.S. National Serial No. :

Filed :

PCT International Application No. : PCT/DE02/00067

VERIFICATION OF A TRANSLATION

I, the below named translator, hereby declare that:

My name and post office address are as stated below;

That I am knowledgeable in the German language in which the below identified international application was filed, and that, to the best of my knowledge and belief, the English translation of the international application No. PCT/DE02/00067 is a true and complete translation of the above identified international application as filed.

I hereby declare that all the statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the patent application issued thereon.

Date: June 23, 2004



Full name of the translator :

Neil Thomas SIMPKIN

For and on behalf of RWS Group Ltd

Post Office Address :

Europa House, Marsham Way,
Gerrards Cross, Buckinghamshire,
England.

Description

Title of the invention: Photodiode arrangement and method for producing a connection between a first
5 semiconductor component and a second semiconductor component

The invention relates to a photodiode arrangement having a photodiode and a submount, via which the
10 photodiode is electrically contact-connected, and a method for producing a connection between a first semiconductor component and a second semiconductor component, in particular between a photodiode and a submount for a photodiode, the semiconductor components
15 connected to one another having a different outer contour.

DE 197 09 842 C1 discloses an electro-optical coupling assembly with a laser diode arrangement in which a
20 plurality of vertically emitting VCSEL laser diodes are arranged in an array. The laser diodes are assigned optical waveguides which are arranged in one plane and whose coupling-side end faces effect beam deflection of the light emitted by the laser diodes into the optical
25 waveguides.

It is known, in the case of such laser diode arrangements, to provide one or more monitor diodes via which the laser diode arrangement is monitored and
30 controlled.

A corresponding construction known in the prior art is shown diagrammatically in figure 7. Accordingly, a laser diode array 101, comprising sixteen VCSEL diodes
35 102 in the exemplary embodiment illustrated, is arranged on a submount 100. Twelve of these laser diodes 102 serve for data communication and they are accordingly assigned in each case a diagrammatically

illustrated optical waveguide 103. The two laser diodes 104, 105 situated at the edge of the array 101 are

respectively assigned a monitor diode 111, 112 which is composed of gallium arsenide and whose optically active area is positioned directly above the respective outermost laser diode 104, 105 and faces the latter.

5

As an alternative, it would also be possible to provide the optically active area of the photodiode at the side remote from the laser diodes 104, 105, that is to say at the top. However, a deflection optical arrangement
10 would then be necessary in order to direct the laser beam onto the optically active area of the monitor diode.

The monitor diode 111, 112 is respectively formed in a
15 carrier 113, 114, which is fixed to a submount 115, 116 serving as spacer element or spacer. The submount is a ceramic carrier.

The monitor diodes 111, 112 and also the laser diodes
20 102, 104, 105 are contact-connected via bonding wires 117, which are connected via metallizations 118 and further bonding wires 119 to contacts of a diagrammatically illustrated control and driver circuit 120.

25

Submount 115, 116 and monitor diode 111, 112 are positioned at a right angle with respect to one another, so that, on the one hand, the monitor diode projects with its optically active area over the spacer
30 and, on the other hand, there is space on the spacer for contact pads for connecting the bonding wires 119.

The two monitor diodes 111, 112 are usually used in such a way that the optical output power of the laser
35 diodes 102 is regulated with the aid of one monitor diode 111, while the other laser diode 112 effects a safety shutdown for the case where the laser power exceeds a predetermined limit value. Such instances of regulation are known per se.

For the electrical and mechanical connection of submount 115, 116 and monitor diode 111, 112, it is known to connect the two chips by means of flip-chip mounting. Flip-chip mounting aligns the two singulated components by turning one chip and subsequently positioning it on the other chip located in a workpiece carrier. In this method, the fact that one component has to be positioned in a workpiece carrier after singulation is disadvantageous. The method is time-consuming and the small size of the singulated chips (approximately 2 mm x 2 mm) is difficult to handle. Moreover, the method is cost-intensive which it involves a single-chip process, i.e. complicated and expensive individual productions.

Therefore, the present invention is based on the object of providing a photodiode arrangement and a method for producing a connection between a first semiconductor component and a second semiconductor component which make it possible to connect the semiconductor components using standard processes and, at the same time, in an economical and effective manner.

This object is achieved according to the invention by means of a photodiode arrangement having the features of claim 1 and a method having the features of claim 8. Preferred and advantageous refinements of the invention are specified in the subclaims.

Accordingly, in a first aspect, the solution according to the invention is distinguished by a photodiode arrangement in which a photodiode and a submount for contact-connecting the photodiode are connected to one another by eutectic bonding. In this case, the two elements in each case have a corresponding metallization on the side facing each other. A submount is understood to be a carrier element for the photodiode.

In a second aspect, the invention provides a method for producing a connection between a first semiconductor component and a second semiconductor component which have a different outer contour. In particular, the method serves for connecting a photodiode to a submount for the production of a photodiode arrangement in accordance with claim 1.

The method has the following steps of:

- 10 a) producing a multiplicity of first semiconductor components on a first wafer,
- b) producing a multiplicity of second semiconductor components on a second wafer, in this case
- c) providing a metallization on the first semiconductor components of the first wafer,
- 15 d) providing a metallization on the second semiconductor components of the second wafer,
- e) forming trenches in the first and/or the second semiconductor components, then
- 20 f) connecting the two wafers by eutectic bonding of the respective metallizations, the resulting wafer composite having a front side and a rear side, then
- g) singulating the front side of the wafer composite in accordance with a first outer contour of the first semiconductor components to be singulated, only the
- 25 first wafer being severed, and subsequently
- h) singulating the rear side of the wafer composite in accordance with a second outer contour of the second semiconductor components to be singulated, only the
- 30 second wafer being severed.

Consequently, according to the invention, the semiconductor components to be connected are connected to one another as early as in the wafer composite. This is done by eutectic bonding of the metallizations formed on the respective semiconductor components. By way of example, a gold metallization is situated on one wafer and a gold-tin metallization

is situated on the other wafer. The trenches which are etched into the respective surface before the bonding operation ensure that the photodiode and the submount are connected to one another only at defined locations.

- 5 The formation of trenches thus results in a topographic processing of the wafers at the locations at which no connection of the wafers is required.

10 In order to produce different outer contours of the semiconductor components to be singulated on the two sides of the wafer composite, firstly the front side and then - preferably after the wafer composite has been turned - the rear side are singulated. The singulation is preferably effected by sawing the
15 respective side. Thus, the complete wafer composite is not separated, but rather only the component respectively located at the top. It is thereby possible to produce end components in the wafer process which have different contours, in particular are arranged in
20 angled fashion with respect to one another.

After singulation, the end components are released from the wafer composite and supplied to an automated apparatus for further processing, which apparatus may
25 for example be a so-called "blue-tape", a workpiece carrier.

The method according to the invention is extremely effective and time-saving since up to several thousand
30 semiconductor components can be mounted on one another simultaneously. In this case, in an advantageous manner, tried and tested methods are combined with one another in a new way and it is possible to have recourse to existing logistical chains. The method can
35 be applied to all semiconductor components which are individually connected to one another in each case by flip-chip mounting. In this case, it merely has to be possible for the metallizations that are necessary for eutectic bonding to be applied to the respective

WO 03/058720

- 5a -

PCT/DE02/00067

semiconductor components as early as in the wafer
assemblage.

Use of eutectic substance mixtures (e.g. gold-tin with gold) lowers the melting point for the bonding of the metallizations, so that structures of the semiconductor components that are formed on the wafers, for example
5 optically active regions of a photodiode, are not destroyed or damaged during the bonding of the wafers.

Alignment marks ensuring precise positioning of the respective wafers on one another are preferably
10 situated on the wafers.

The respective semiconductor components, i.e. in particular in each case a photodiode and a submount, are preferably silicon chips. Silicon is a relatively
15 inexpensive material and it is possible to have recourse to already tried and tested processing methods.

The invention is explained in more detail below using a plurality of embodiments with reference to the figures
20 of the drawing, in which:

figure 1 shows a lateral view of a photodiode arrangement with a photodiode and a submount
25 for carrying and contact-connecting the photodiode;

figure 2 shows two wafers that are to be connected by means of eutectic bonding prior to
30 connection;

figure 3 shows the two wafers connected by eutectic bonding;

35 figure 4 shows a first singulation process at one side of the wafers connected to one another;

figure 5 shows a second singulation process at the other side of the wafers connected to one another;

5 figure 6 shows a plan view of a photodiode arrangement that has resulted from the singulation process, and

10 figure 7 shows a photodiode arrangement known from the prior art.

A photodiode arrangement known in the prior art was described in the introduction with reference to figure 7 in order to elucidate the background of the
15 invention.

Figure 1 shows a photodiode arrangement in which a monitor diode 1 is arranged on a spacer 2. Both the spacer 2 and an array 3 of vertically emitting semiconductor lasers (VCSEL) are positioned on a common
20 carrier 4 in such a way that light emitted by a lateral semiconductor laser of the array is detected directly by the monitor diode 1, the downwardly oriented optically active layer 14 of which projects over the
25 spacer 2.

The monitor diode 1 is preferably a silicon photodiode. The submount 2 is likewise preferably a silicon chip. The two components 1, 2 in each case have
30 metallizations. In this case, the metallizations of the spacer 2 can each be connected to a bonding wire via a contact pad 21. The two components 1, 2 are connected by means of eutectic bonding whilst still in the wafer composite, as a result of which the monitor diode 1 and
35 the submount 2 are electrically and also mechanically connected to one another in a region 6. This is explained in more detail below with reference to figures 2 to 5.

In accordance with figure 2, a multiplicity of semiconductor components 1', 2' are in each case patterned on the front side of a first wafer 7 and the front side of a second wafer 8 in a manner known per se. In particular, the semiconductor components 1' of the first wafer 7 are photodiodes having optically active areas and the semiconductor components 2' of the second wafer 8 are submounts as are used in the arrangement of figure 1.

10

The two wafers 7, 8 are placed with their surfaces one on top of the other and directly connected to one another by means of eutectic bonding. In accordance with figure 3, the two wafers 7, 8 here in each case have a metallization 12', 21'. One metallization is preferably a gold metallization 12', and the other metallization is preferably a gold-tin metallization 21'. Furthermore, trenches or cutouts 9 are provided in the surface of at least one wafer. The cutouts 9 ensure that a connection between the two wafers is effected only in defined regions. Alignment aids (so-called fiducials) are also provided (not illustrated) on the wafers 7, 8. The eutectic bonding of the two wafers is effected in a manner known per se.

25

After the two wafers 7, 8 have been connected, it is necessary to perform a singulation of the desired components. In this case, in accordance with figure 4, firstly only one wafer 8 of the wafer composite 7, 8 is singulated. This is effected by sawing one side of the wafer composite 7, 8 along the lines 10-a. In this case, one wafer 8 is singulated along lines 10-a which give the semiconductor components 1' to be singulated a first desired outer contour. The residual regions 81, which are situated in the region of the cutouts 9 and are now no longer connected to the wafer composite 7, 8, are removed, the regions 82 that are eutectically bonded to the other wafer 7 remaining,

30

35

which regions represent the desired semiconductor components 2.

After singulation of one wafer 8 of the wafer composite
5 7, 8, the other side or the other wafer 7 of the wafer
composite 7, 9 is singulated, for which purpose the
latter is preferably, but not necessarily, turned (in
order that a sawing tool has to be arranged only at one
side). In accordance with figure 5, the wafer 7 is
10 singulated by sawing along the lines 10-b. In this
case, the semiconductor components to be singulated are
given a second desired outer contour, which deviates
from the outer contour of the first semiconductor
components 2. After singulation of the second wafer 7
15 as well, the end components that remain are already
connected units comprising the two semiconductor
components 1, 2, which are for example a monitor diode
1 and a submount 2 in accordance with figure 1.

20 Instead of singulation by sawing, the wafers 7, 8 may
also be singulated by other separation techniques.

Figure 6 shows the metallizations of the two semi-
conductor components for the example of a monitor diode
25 1 and a submount 2. The monitor diode 1 has an
optically active region 14, which is electrically
contact-connected via metallizations 12, 13. The
metallizations 12, 13 respectively merge with areal
metallization regions 12a, 13a. The submount 2 has two
30 contact pads 21 for contact-connecting the monitor
diode 1, which are respectively connected to
metallizations 22, 23. The metallizations 22, 23
correspond, in terms of their geometry in an overlap
region in which the monitor diode 1 and the submount 2
35 are eutectically bonded to one another, to the
metallizations 12, 13 of the monitor diode and form
areal metallization regions 22a, 23a, so that the
respective metallizations 22a, 12a; 23a, 13a bear on
one another.